

What is claimed is:

1 1. A method for forming a gate electrode for a multiple gate transistor in a
2 semiconductor device, comprising:

3 providing a substructure comprising a semiconductor fin disposed over an
4 insulating layer and a gate dielectric formed on said semiconductor fin;

5 forming a gate electrode material over said gate dielectric and said
6 semiconductor fin, said gate electrode material having a top surface that is non-planar
7 as formed;

8 introducing dopant impurities into said gate electrode material;

9 after said introducing, annealing to activate said dopant impurities in said gate
10 electrode material; and

11 planarizing said top surface to form a planarized top surface.

1 2. The method as in claim 1, wherein said planarizing follows said
2 introducing and said annealing.

1 3. The method as in claim 1, wherein said planarizing precedes said
2 introducing and said annealing.

1 4. The method as in claim 3, wherein said gate dielectric includes nitrogen
2 therein.

1 5. The method as in claim 1, further comprising patterning said gate
2 electrode material to produce a gate electrode that traverses said semiconductor fin and
3 includes said planarized top surface.

1 6. The method as in claim 5, further comprising forming source and drain
2 regions in said semiconductor fin adjacent each of opposed sides of said gate
3 electrode.

1 7. The method as in claim 6, further comprising forming spacers on sides of
2 said gate electrode and forming a silicide in at least one of said gate electrode and said
3 source and drain regions.

1 8. The method as in claim 5, further comprising:
2 forming spacers on sides of said gate electrode;
3 performing selective epitaxy on exposed portions of said semiconductor fin; and
4 forming source and drain regions in said semiconductor fin adjacent each of
5 opposed sides of said gate electrode.

1 9. The method as in claim 5, wherein said patterning comprises forming a
2 patterned masking layer over said gate electrode material and etching portions of said
3 gate electrode material not covered by said patterned masking layer.

1 10. The method as in claim 9, wherein said etching comprises plasma etching.

1 11. The method as in claim 9, further comprising introducing dopant impurities
2 into said semiconductor fin to form source and drain regions therein prior to removing
3 said patterned masking layer.

1 12. The method as in claim 1, wherein said forming a gate electrode material
2 comprises forming a substantially conformal film.

1 13. The method as in claim 1, wherein said semiconductor fin is formed of
2 silicon.

1 14. The method as in claim 1, wherein said semiconductor fin is formed of at
2 least silicon and germanium.

1 15. The method as in claim 1, wherein said semiconductor fin is a lead
2 extending longitudinally over said insulating layer and having a height greater than its
3 width.

1 16. The method as in claim 1, wherein said introducing comprises introducing
2 one of P-type dopant impurities, said P-type dopant impurities including at least one of
3 boron and indium, and N-type dopant impurities, said N-type dopant impurities including
4 at least one of phosphorus, arsenic, and antimony.

1 17. The method as in claim 1, wherein said introducing comprises one of ion
2 implantation and plasma immersion ion implantation and includes a dopant impurity
3 dose of at least $1 \times 10^{15} \text{ cm}^{-2}$.

1 18. The method as in claim 1, wherein said providing includes said
2 substructure including a masking layer formed over a top surface of said semiconductor
3 fin and said forming further includes forming said gate electrode material over said
4 masking layer.

1 19. The method as in claim 1, wherein said gate dielectric covers sidewalls
2 and a top of said semiconductor fin.

1 20. The method as in claim 1, wherein said providing includes said insulating
2 layer having a depressed portion encroaching said semiconductor fin and resulting in a
3 notch, and wherein said forming a gate electrode material includes filling said notch.

1 21. The method as in claim 1, wherein said gate dielectric is formed of one of
2 silicon oxide and of silicon oxynitride.

1 22. The method as in claim 1, wherein said gate dielectric includes at least
2 one of La_2O_3 , Al_2O_3 , HfO_2 , HfON , and ZrO_2 .

1 23. The method as in claim 1, wherein said gate dielectric is formed of a
2 material having a permittivity, relative to free space, being greater than 5.

1 24. The method as in claim 1, wherein said gate electrode material comprises
2 polycrystalline silicon.

1 25. The method as in claim 1, wherein said gate electrode material is formed
2 of a conductive material.

1 26. The method as in claim 1, wherein said planarizing produces said gate
2 electrode material having a height substantially greater than a semiconductor fin height.

1 27. A method for forming a gate electrode for a multiple gate transistor in a
2 semiconductor device, comprising:

3 providing a substructure comprising a semiconductor fin disposed over an
4 insulating layer and a gate dielectric disposed on said semiconductor fin;

5 forming a gate electrode material over said gate dielectric and said
6 semiconductor fin, said gate electrode material having a top surface that is non-planar
7 as formed;

8 introducing dopant impurities into said gate electrode material;

9 after said introducing, annealing to activate said dopant impurities within said
10 gate electrode material; and

11 after said annealing, planarizing said top surface to form a planarized top
12 surface.

1 28. A method for forming a gate electrode for a multiple gate transistor in a
2 semiconductor device, comprising:

3 providing a substructure comprising a semiconductor fin disposed over an
4 insulating layer and a gate dielectric disposed on said semiconductor fin;

5 forming a gate electrode material over said gate dielectric and said
6 semiconductor fin, said gate electrode material having a substantially planar top
7 surface;

8 after said forming, introducing dopant impurities into said gate electrode material;

9 and

10 after said introducing, annealing to activate said dopant impurities within said
11 gate electrode material.

1 29. The method as in claim 28, wherein said forming a layer of said gate
2 electrode material comprises forming a layer of said gate electrode material having a
3 top surface that is non-planar as formed, then planarizing said top surface to produce
4 said gate electrode material having a substantially planar top surface.

1 30. A method for forming a gate electrode for a multiple gate transistor in a
2 semiconductor device, comprising;

3 providing a substructure comprising a semiconductor fin disposed over an
4 insulating layer and a gate dielectric disposed on said semiconductor fin, said
5 semiconductor fin being a lead extending longitudinally over said insulating layer and
6 having a height greater than its width;

7 forming a gate electrode material over said gate dielectric and said
8 semiconductor fin, said gate electrode material having a non-planar top surface;

9 introducing dopant impurities into said gate electrode material;

10 after said introducing, annealing to activate said dopant impurities in said gate
11 electrode material;

12 planarizing said top surface to form a planarized top surface;

13 forming a patterned masking layer over said gate electrode material;

14 etching portions of said gate electrode material not covered by said patterned
15 masking layer to produce a gate electrode that traverses said semiconductor fin;

16 with said patterned masking layer in place, introducing dopant impurities into said
17 semiconductor fin to form source and drain active regions therein; and

18 then removing said patterned masking layer.

1 31. The method as in claim 30, further comprising forming spacers on
2 sidewalls of said gate electrode and epitaxially growing a further film on exposed
3 portions of said source and drain active regions.